

12 from the stack pointer register to the second stack save area if the least significant bit of the stack
13 pointer register indicates the second word size such that the width indication bit in the first stack
14 save area in memory indicates that the data values for the procedure have the second word size].

0 34. The method of claim 33, wherein the first stack save area is specified by a stack pointer value
1 in the stack pointer register.

0 35. The method of claim 34, wherein the second stack save area is specified by the stack pointer
1 value in the stack pointer register plus an offset value that corresponds to an area in memory
2 required for the first stack save area.

0 36. The method of claim 33, wherein the first word size comprises 32 bits and the second word
1 size comprises 64 bits.

0 37. The method of claim 33, wherein the registers in the processor and the stack pointer register in
1 the processor comprise 16 registers each comprising 64 bits.

0 38. The method of claim 35, wherein the offset value and the area in memory for the first stack
1 save area each comprise 16 multiplied by 4 bytes per register.

REMARKS

Entry of the foregoing amendments is requested.

Respectfully submitted,

BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN

Dated: 4/7/00

12400 Wilshire Boulevard
Seventh Floor
Los Angeles, California 90025
(310) 207-380

Eric S. Hyman
Reg. No. 30,180

I hereby certify that this correspondence is being
deposited with the United States Postal Service as
first class mail in an envelope addressed to:
Assistant Commissioner for Patents.

Washington, D.C. 20231 on 4/7/00
(Date of Deposit)

AZAR BURNHAM

Name of applicant, assignee, or Registered Rep.

Signature

Date